

B1

t sl4/3,ic,ba/all

14/3,IC,BA/1
DIALOG(R)File 351:Derwent WPI
(c) 2003 Thomson Derwent. All rts. reserv.

015055689
WPI Acc No: 2003-116205/200311
XRPX Acc No: N03-092676

****Cache**** control system for ****multi**--**thread**** processor, determines whether ****cache**** is to be shared between processors executing several instruction streams or should be designated for use by single processor
Patent Assignee: FUJITSU LTD (FUIT)
Number of Countries: 001 Number of Patents: 001
Patent Family:
Patent No Kind Date Applicat No Kind Date Week
JP 2002342163 A 20021129 JP 2001144234 A 20010515 200311 B

Priority Applications (No Type Date): JP 2001144234 A 20010515
Patent Details:
Patent No Kind Lan Pg Main IPC Filing Notes
JP 2002342163 A 8 G06F-012/08

Abstract (Basic): JP 2002342163 A
Abstract (Basic):

NOVELTY - The processors execute several instruction streams. A determination unit determines whether a ****cache**** is to be shared between the processors executing several instruction streams or should be designated for use by a single processor.

USE - For controlling access of ****cache**** by ****multi**--**thread**** processors.

ADVANTAGE - ****Reduces**** ****conflict**** between processors in accessing ****cache**** during execution of threads.

DESCRIPTION OF DRAWING(S) - The figure explains assignment of threads for processors. (Drawing includes non-English language text).
pp; 8 DwgNo 2/6

International Patent Class (Main): G06F-012/08
International Patent Class (Additional): G06F-009/46; G06F-012/12
?



(19)

(11) Publication number:

A

Generated Document.

2002342163

PATENT ABSTRACTS OF JAPAN

(21) Application number: 2001144234

(51) Intl. Cl.: G06F 12/08 G06F 9/46 G06F 12/12

(22) Application date: 15.05.01

(30) Priority:

(43) Date of application publication:

29.11.02

(84) Designated contracting states:

(71) Applicant: FUJITSU LTD

(72) Inventor: OGAWARA HIDEKI


(74) Representative:

(54) METHOD FOR CONTROLLING CACHE FOR MULTITHREAD PROCESSOR

(57) Abstract:

PROBLEM TO BE SOLVED: To realize a control method for effectively utilizing a cache by preventing competition among a plurality of instruction flows about a cache control method for a multithread processor performing the plurality of instruction flows.

SOLUTION: A storage controlling part 107 stores shared/occupied states of threads in an occupancy flag 111 and occupied thread ID in an ID register 112 for each way of a cache 110 according to designation by software, statistical information of



hardware resources, etc. The storage controlling part 107 decides the sharing/occupancy of a corresponding way by using the occupancy flag 111 when a cache error occurs in cache access, and decides whether a self-thread is occupied by using the ID register 112 in the case of occupancy. As a result of the decision, a replacement destination is selected from a way of thread sharing or self-thread occupancy, and data transfer is performed a memory.

COPYRIGHT: (C)2003,JPO

